

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/792,087	03/04/2004	Shinichi Kouzuma	OKI.462D	4887	
7590 05/31/2005		EXAMINER			
VENABLE			TRAN, ANH Q		
Post Office Box	x 34385				
Washington, D	C 20043-9998	ART UNIT	PAPER NUMBER		
			2819		
			DATE MAILED: 05/31/2005		

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No	. Appli	cant(s)			
		10/792,087	KOUZ	ZUMA, SHINICHI			
Οπισε λ	Action Summary	Examiner	Art U	nit (NV)			
		Anh Q. Tran	2819				
The MAILIN Period for Reply	IG DATE of this communication	on appears on the cove	r sheet with the corresp	ondence address			
THE MAILING DA - Extensions of time may after SIX (6) MONTHS - If the period for reply s; - If NO period for reply within the company of t	STATUTORY PERIOD FOR F TE OF THIS COMMUNICAT be available under the provisions of 37 of from the mailing date of this communication becified above is less than thirty (30) days a specified above, the maximum statutory the set or extended period for reply will, by the Office later than three months after the sustment. See 37 CFR 1.704(b).	ION. CFR 1.136(a). In no event, how on. In a reply within the statutory minering will apply and will expire statute, cause the application	ever, may a reply be timely filed nimum of thirty (30) days will be c SIX (6) MONTHS from the mailir to become ABANDONED (35 U.S	considered timely. ng date of this communication. S.C. § 133).			
Status							
1) Responsive	to communication(s) filed on	04 March 2004.					
2a)☐ This action i	s FINAL. 2b)⊠	This action is non-fir	al.				
·	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.						
Disposition of Claim	s						
4a) Of the all 5) ☐ Claim(s) 6) ☒ Claim(s) <u>26</u> 7) ☒ Claim(s) <u>27</u> 8) ☐ Claim(s)	and 27 is/are pending in the bove claim(s) is/are windle is/are allowed. is/are rejected. is/are objected to are subject to restriction	thdrawn from conside	<u>:</u>				
Application Papers							
10)⊠ The drawing Applicant ma Replacement	ation is objected to by the Exa (s) filed on <u>04 March 2004</u> is/ y not request that any objection of drawing sheet(s) including the of declaration is objected to by t	'are: a)⊠ accepted o to the drawing(s) be held ∞πection is required if th	I in abeyance. See 37 CF ne drawing(s) is objected to	FR 1.85(a). o. See 37 CFR 1.121(d).			
Priority under 35 U.S	s.C. § 119						
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No. 10/073,022. 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 							
	n's Patent Drawing Review (PTO-94 e Statement(s) (PTO-1449 or PTO/	SB/08) 5) <u> </u>	Interview Summary (PTO-4 Paper No(s)/Mail Date Notice of Informal Patent Ap Other:	<u> </u>			

Application/Control Number: 10/792,087

Art Unit: 2819

DETAILED ACTION

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

2. Claim 26 is rejected under 35 U.S.C. 102(e) as being anticipated by Kogure et al (6,542,144).

Kogure shows a level shift circuit (101, Fig. 5) comprising:

a first transistor circuit (PFETs) which is conductive between a first node (C) and a first power supply line (GVDD) when a second node (B) is at a second power supply potential, and which is not conductive therebetween when said second node is at a first power supply potential;

a second transistor circuit (PFETs) which is conductive between said second node (B) and said first power supply line (GVDD) when said first node is at said second power supply potential, and which is not conductive therebetween when said first node is at said first power supply potential;

a third transistor circuit (NFET) which is conductive between said first node and a second power supply line (VSS) when an input signal (In) is at a first input potential, and

Art Unit: 2819

which is not conductive therebetween when said input signal is at a second input potential;

a fourth transistor circuit (NFET) which is conductive between said second node and said second power supply line when said input signal is at a second input potential, and which is not conductive therebetween when said input signal is at said first input potential; and

a fifth transistor circuit (Nch_TFT connected between node C and VSS) which switches a value of an inflow current or emission current of said second node or said first node according to a control signal (103, col. 8, lines 8-18), when said second node or said first node is conductive to both of said first power supply line and said second power supply line,

wherein said first transistor circuit comprises a first conductive type first transistor one end of which is connected to said first power supply line and a control terminal of which is connected to said second node, and a first conductive type second transistor one end of which is connected to an other end of said first transistor, an other end of which is connected to said first node, and a control terminal of which has said input signal provided thereto (the two PFET transistors serially connected between GVDD and node C),

said second transistor circuit comprises a first conductive type third transistor one end of which is connected to said first power supply line and a control terminal of which is connected to said first node, and a first conductive type fourth transistor one end of which is connected to an other end of said third transistor, an other end of which is

Art Unit: 2819

connected to said second node, and a control terminal of which has an inverted value of said input signal provided thereto (the two PFET transistors serially connected between GVDD and node B),

said third transistor circuit comprises a second conductive type fifth transistor one end of which is connected to said second power supply line, an other end of which is connected to said first node, and a control terminal of which has said input signal provided thereto (NFET transistor connected between node C and VSS), and

said fourth transistor circuit comprises a second conductive type sixth transistor one end of which is connected to said second power supply line, an other end of which is connected to said second node, and a control terminal of which has the inverted value (A) of said input signal provided thereto (NFET transistor connected between node B and VSS).

Allowable Subject Matter

3. Claim 27 is objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Anh Q. Tran whose telephone number is 571-272-1813. The examiner can normally be reached on M-TH (7:00-5:30) Friday off.

Application/Control Number: 10/792,087 Page 5

Art Unit: 2819

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Michael Tokar can be reached on 571-272-1812. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

ANH Q. TRAN PRIMARY EXAMINER

5/25/05